Skip to content

Conversation

@brandonchuang
Copy link

No description provided.

* This board file supports the B configuration of the board
*/

#include "ac5.dtsi"

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Did you intend to include accton-as4560-52p.dtsi here?

Copy link
Author

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Fixed.

@@ -0,0 +1,44 @@
// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
/*
* Device Tree For AC5_db.

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Filename says differently.

Copy link
Author

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Fixed.

* Copyright (C) 2021 Marvell
*
*/
// SPDX-License-Identifier: (GPL-2.0+ OR MIT)

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

You already have that on top.

Copy link
Author

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Removed.

Comment on lines 10 to 11
* Device Tree file for Marvell Alleycat 5 development board
* This board file supports the B configuration of the board

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

?

Copy link
Author

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

This description is is for demo board and has been removed.

@@ -0,0 +1,395 @@
// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
/*
* Device Tree For AC5.

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Filename says differently.

Also nothing includes this .dtsi.

Copy link
Author

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Fixed.

Copy link

@KanjiMonster KanjiMonster left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

I don't like the accton-as4560-54p.dtsi at all, there should be a ac5(x).dtsi describing the SoC, used by all ac5x based boards, but I accept that the existing ac5.dtsi is not fit for that.


#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/interrupt-controller/arm-gic.h>
/*#include <dt-bindings/phy/phy-utmi-mvebu.h>*/

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

if you don't need it, remove it.

Comment on lines 60 to 62
//clock-frequency = <10020>;
//clock-frequency = <110400>;
//clock-frequency = <110020>;

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

If you don't need it, remove it.

reg = <0x22004 0x4>;
clocks = <&core_clock>;
phy0: ethernet-phy@0 {
reg = < 0 0 >;

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

This should be only one value.

#gpio-cells = <2>;
gpio-controller;
reg = <0x18100 0x200>;
// gpio-ranges = <&pinctrl0 0 0 46>;

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

If you don't need it, remove it.

ranges;
dma-coherent;

sdhci0: sdhci@805c0000 {

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Suggested change
sdhci0: sdhci@805c0000 {
sdhci0: mmc@805c0000 {

};

&usb0 {
status= "okay";

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

usb0 is already enabled in the dtsi, no need to enable it again.

Comment on lines 34 to 36
compatible = "chipidea,usb2";
phys = <&usb1phy>;
phy-names = "usb-phy";

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

all these values should be part of the dtsi, since they seem to be fixed for ac5(x).

phy-names = "usb-phy";
dr_mode = "host";
};

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

You should be describing all devices attached to the i2c buses here via

&i2c0 {
	...
}

&i2c1 {
	...
}

also describe the SFP ports as e.g. in https://github.com/dentproject/linux/blob/dent-linux-5.15.105/arch/arm64/boot/dts/marvell/ac5_db_trampoline.dts

#include "accton-as4560-52p.dtsi"

/ {
model = "Marvell AC5X RD board";

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

I thought this is a AS4560-54p? ;)


/ {
model = "Marvell AC5X RD board";
};

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

I would have expected a chosen node here like in https://github.com/dentproject/linux/blob/dent-linux-5.15.105/arch/arm64/boot/dts/marvell/delta-tn48m-dn.dts#L52 that describes the default serial console. Or is there none?

brandonchuang added a commit to brandonchuang/dentOS that referenced this pull request Feb 21, 2024
CPU:
[as4560-52p] Marvell 98DX3530 with integrated CPU
[as4561-52p] COMe CPU Module

MAC: Marvell 98DX3530
PHY: Marvell 88E1780 x 4 (1G port 16~32)
     Marvell 88E2780 x 2 (Migi-G port 33-48)
DRAM: 8GB(MAC) DDR4 SDRAM
AirFlow: Front To Back
Function port: 1 x USB port
	   1 x RJ45 Mgmt port
	   1 x RJ45 Console port
Ethernet Port: 48 x 1G
Uplink port: 4xSFP+
PoE: Microsemi PD69208M x 12 + PD69210 x 2

DTS:
The DTS for as4560-52p/as4561-52p
dentproject/linux#12
dentproject/linux#11

Signed-off-by: Brandon Chuang <brandon_chuang@edge-core.com>
CPU: Marvell 98DX3530 with integrated CPU
MAC: Marvell 98DX3530
PHY: Marvell 88E1780 x 4 (1G port 16~32)
Marvell 88E2780 x 2 (Migi-G port 33-48)
DRAM: 8GB(MAC) DDR4 SDRAM
AirFlow: Front To Back
Function port: 1 x USB port
1 x RJ45 Mgmt port
1 x RJ45 Console port
Ethernet Port: 48 x 1G
Uplink port: 4xSFP+
PoE: Microsemi PD69208M x 12 + PD69210 x 2

The DTS is for the PR:
dentproject/dentOS#285

Signed-off-by: Brandon Chuang <brandon_chuang@edge-core.com>
brandonchuang added a commit to brandonchuang/dentOS that referenced this pull request Mar 20, 2024
CPU:
[as4500-52p] Marvell 98DX3530 with integrated CPU
[as4581-52p] COMe CPU Module

MAC: Marvell 98DX3530
PHY: Marvell 88E1780 x 4 (1G port 16~32)
     Marvell 88E2780 x 2 (Migi-G port 33-48)
DRAM: 8GB(MAC) DDR4 SDRAM
AirFlow: Front To Back
Function port: 1 x USB port
	   1 x RJ45 Mgmt port
	   1 x RJ45 Console port
Ethernet Port: 48 x 1G
Uplink port: 4xSFP+
PoE: Microsemi PD69208M x 12 + PD69210 x 2

DTS:
The DTS for as4500-52p/as4581-52p
dentproject/linux#12
dentproject/linux#11

Signed-off-by: Brandon Chuang <brandon_chuang@edge-core.com>
@brandonchuang brandonchuang changed the title [Edgecore] Add as4560-52p DTS [Edgecore] Add as4500-52p DTS Mar 20, 2024
@brandonchuang
Copy link
Author

Updated the PR due to the platform name change from as4560 to as4500.

brandonchuang added a commit to brandonchuang/dentOS that referenced this pull request Jun 17, 2024
CPU:
[as4500-52p] Marvell 98DX3530 with integrated CPU
[as4581-52p] COMe CPU Module

MAC: Marvell 98DX3530
PHY: Marvell 88E1780 x 4 (1G port 16~32)
     Marvell 88E2780 x 2 (Migi-G port 33-48)
DRAM: 8GB(MAC) DDR4 SDRAM
AirFlow: Front To Back
Function port: 1 x USB port
	   1 x RJ45 Mgmt port
	   1 x RJ45 Console port
Ethernet Port: 48 x 1G
Uplink port: 4xSFP+
PoE: Microsemi PD69208M x 12 + PD69210 x 2

DTS:
The DTS for as4500-52p/as4581-52p
dentproject/linux#12
dentproject/linux#11

Signed-off-by: Brandon Chuang <brandon_chuang@accton.com>
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

2 participants