Skip to content
View pasinponsww's full-sized avatar

Highlights

  • Pro

Block or report pasinponsww

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. rtl-lab rtl-lab Public

    Collection of Verilog RTL design labs for learning digital logic and simulation using Xilinx tools.

    Verilog

  2. Long-Beach-Rocketry/Long-Beach-Rocketry-25-26 Long-Beach-Rocketry/Long-Beach-Rocketry-25-26 Public

    C 4 1

  3. FPGA-RFID FPGA-RFID Public

    FPGA RFID authentication via UART in Verilog for tag ID verification.

    SystemVerilog 1

  4. spi-baremetal spi-baremetal Public

    my 1st spi-baremetal safe driver (reuseable)

    C